summaryrefslogtreecommitdiff
path: root/src/mainboard/google/brya
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/brya')
-rw-r--r--src/mainboard/google/brya/variants/baseboard/trulo/include/baseboard/gpio.h17
-rw-r--r--src/mainboard/google/brya/variants/orisa/include/variant/gpio.h16
2 files changed, 13 insertions, 20 deletions
diff --git a/src/mainboard/google/brya/variants/baseboard/trulo/include/baseboard/gpio.h b/src/mainboard/google/brya/variants/baseboard/trulo/include/baseboard/gpio.h
index 9ca9ee7452..6bfcc8169a 100644
--- a/src/mainboard/google/brya/variants/baseboard/trulo/include/baseboard/gpio.h
+++ b/src/mainboard/google/brya/variants/baseboard/trulo/include/baseboard/gpio.h
@@ -6,10 +6,17 @@
#include <soc/gpe.h>
#include <soc/gpio.h>
-/* TODO: Set the correct values */
-#define EC_SCI_GPI 0
-#define GPIO_PCH_WP 0
-#define GPIO_EC_IN_RW 0
-#define GPIO_SLP_S0_GATE 0
+/* eSPI virtual wire reporting */
+#define EC_SCI_GPI GPE0_ESPI
+/* EC wake is EC_SOC_WAKE_ODL which is routed to GPP_F17 */
+#define GPE_EC_WAKE GPE0_DW2_17
+/* WP signal to PCH */
+#define GPIO_PCH_WP GPP_E3
+/* EC in RW or RO */
+#define GPIO_EC_IN_RW GPP_F18
+/* GPIO IRQ for tight timestamps, MKBP interrupts */
+#define EC_SYNC_IRQ GPD2_IRQ
+/* Used to gate SoC's SLP_S0# signal */
+#define GPIO_SLP_S0_GATE GPP_H18
#endif /* __BASEBOARD_GPIO_H__ */
diff --git a/src/mainboard/google/brya/variants/orisa/include/variant/gpio.h b/src/mainboard/google/brya/variants/orisa/include/variant/gpio.h
index c3623839de..c4fe342621 100644
--- a/src/mainboard/google/brya/variants/orisa/include/variant/gpio.h
+++ b/src/mainboard/google/brya/variants/orisa/include/variant/gpio.h
@@ -3,20 +3,6 @@
#ifndef VARIANT_GPIO_H
#define VARIANT_GPIO_H
-#include <soc/gpe.h>
-#include <soc/gpio.h>
-
-/* eSPI virtual wire reporting */
-#define EC_SCI_GPI GPE0_ESPI
-/* EC wake is EC_SOC_WAKE_ODL which is routed to GPP_F17 */
-#define GPE_EC_WAKE GPE0_DW2_17
-/* WP signal to PCH */
-#define GPIO_PCH_WP GPP_E3
-/* EC in RW or RO */
-#define GPIO_EC_IN_RW GPP_F18
-/* GPIO IRQ for tight timestamps, MKBP interrupts */
-#define EC_SYNC_IRQ GPD2_IRQ
-/* Used to gate SoC's SLP_S0# signal */
-#define GPIO_SLP_S0_GATE GPP_H18
+#include <baseboard/gpio.h>
#endif