summaryrefslogtreecommitdiff
path: root/src/mainboard/51nb/x210
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/51nb/x210')
-rw-r--r--src/mainboard/51nb/x210/devicetree.cb53
1 files changed, 27 insertions, 26 deletions
diff --git a/src/mainboard/51nb/x210/devicetree.cb b/src/mainboard/51nb/x210/devicetree.cb
index 3ffc00fa2e..a33ee18303 100644
--- a/src/mainboard/51nb/x210/devicetree.cb
+++ b/src/mainboard/51nb/x210/devicetree.cb
@@ -39,29 +39,6 @@ chip soc/intel/skylake
register "PmConfigSlpSusMinAssert" = "3" # 500ms
register "PmConfigSlpAMinAssert" = "3" # 2s
- # Enable Root Ports 3, 4 and 9
- register "PcieRpEnable[2]" = "1" # Ethernet controller
- register "PcieRpClkReqSupport[2]" = "1"
- register "PcieRpClkReqNumber[2]" = "0"
- register "PcieRpClkSrcNumber[2]" = "0"
- register "PcieRpAdvancedErrorReporting[2]" = "1"
- register "PcieRpLtrEnable[2]" = "1"
-
- register "PcieRpEnable[3]" = "1" # Wireless controller
- register "PcieRpClkReqSupport[3]" = "1"
- register "PcieRpClkReqNumber[3]" = "1"
- register "PcieRpClkSrcNumber[3]" = "1"
- register "PcieRpAdvancedErrorReporting[3]" = "1"
- register "PcieRpLtrEnable[3]" = "1"
-
- register "PcieRpEnable[8]" = "1" # NVMe controller
- register "PcieRpClkReqSupport[8]" = "1"
- register "PcieRpClkReqNumber[8]" = "4"
- register "PcieRpClkSrcNumber[8]" = "4"
- register "PcieRpAdvancedErrorReporting[8]" = "1"
- register "PcieRpLtrEnable[8]" = "1"
-
-
# PL1 override 25W
# PL2 override 44W
register "power_limits_config" = "{
@@ -110,9 +87,33 @@ chip soc/intel/skylake
[2] = 1,
}"
end
- device ref pcie_rp3 on end
- device ref pcie_rp4 on end
- device ref pcie_rp9 on end
+ device ref pcie_rp3 on
+ # Ethernet controller
+ register "PcieRpEnable[2]" = "1"
+ register "PcieRpClkReqSupport[2]" = "1"
+ register "PcieRpClkReqNumber[2]" = "0"
+ register "PcieRpClkSrcNumber[2]" = "0"
+ register "PcieRpAdvancedErrorReporting[2]" = "1"
+ register "PcieRpLtrEnable[2]" = "1"
+ end
+ device ref pcie_rp4 on
+ # Wireless controller
+ register "PcieRpEnable[3]" = "1"
+ register "PcieRpClkReqSupport[3]" = "1"
+ register "PcieRpClkReqNumber[3]" = "1"
+ register "PcieRpClkSrcNumber[3]" = "1"
+ register "PcieRpAdvancedErrorReporting[3]" = "1"
+ register "PcieRpLtrEnable[3]" = "1"
+ end
+ device ref pcie_rp9 on
+ # NVMe controller
+ register "PcieRpEnable[8]" = "1"
+ register "PcieRpClkReqSupport[8]" = "1"
+ register "PcieRpClkReqNumber[8]" = "4"
+ register "PcieRpClkSrcNumber[8]" = "4"
+ register "PcieRpAdvancedErrorReporting[8]" = "1"
+ register "PcieRpLtrEnable[8]" = "1"
+ end
device ref lpc_espi on
register "serirq_mode" = "SERIRQ_CONTINUOUS"