summaryrefslogtreecommitdiff
path: root/util
diff options
context:
space:
mode:
authorhao_chou <hao_chou@pegatron.corp-partner.google.com>2020-12-23 09:50:57 +0800
committerPatrick Georgi <pgeorgi@google.com>2021-01-08 08:13:31 +0000
commit6df453724ffad4eac82e5e7fd407507061d5185e (patch)
treec53ada1f3e3127855241abd3fb1a0f501e0cea66 /util
parent55cf7088fd709aec1a8edffdea5c6b38fe22aa49 (diff)
mb/google/volteer: Copano: Update SPD table
Add memory table to "mem_list_variant.txt", and command to generate files: go run ./util/spd_tools/lp4x/gen_part_id.go src/soc/intel/tigerlake/spd src/mainboard/google/volteer/variants/copano/memory/ src/mainboard/google/volteer/variants/copano/memory/mem_list_variant.txt DRAM Part Name ID to assign MT53D512M64D4NW-046 WT:F 0 (0000) H9HCNNNCRMBLPR-NEE 0 (0000) MT53D1G64D4NW-046 WT:A 1 (0001) H9HCNNNFBMBLPR-NEE 2 (0010) BUG=b:175896481 BRANCH=firmware-volteer-13672.B TEST=emerge-volteer coreboot Signed-off-by: hao_chou <hao_chou@pegatron.corp-partner.google.com> Change-Id: I2ace17e8fff12d3f5de15a35f609265d8b6ed6b2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/48948 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Zhuohao Lee <zhuohao@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util')
0 files changed, 0 insertions, 0 deletions