summaryrefslogtreecommitdiff
path: root/util/scripts/config
diff options
context:
space:
mode:
authorHannah Williams <hannah.williams@intel.com>2018-01-09 18:23:40 -0800
committerPatrick Georgi <pgeorgi@google.com>2018-06-15 09:14:35 +0000
commitcf45830982ff3fb5321970b8271ffc7022ecf8f2 (patch)
treec53889ef55a0ad4c7d74e6ee222122d26ee0bd15 /util/scripts/config
parent7ee05eddf184764de8aa1e015936a42d069893f2 (diff)
soc/intel/{glk,apl} and mainboards: Configure LPC_CLKRUN# pin as GPIO for S0ix
This pin does not have a native function for eSPI. Nonetheless if we use eSPI, it should be configured as a GPIO and kept unconnected to allow S0ix entry. Also removed initialization of LPC pins in mainboard code as they are already initialized in chipset code. The settings fpr LPC pins in chipset code were updated to those that were previously in mainboard code and have been validated on LPC flavor of Geminilake RVP. BUG=b:79251613 BRANCH=none TEST=From kernel prompt in bip, type powerd_dbus_suspend. Check on EC console that SOC enters S0ix. Change-Id: Ie0c1013fee638a3b7a91469736efc0c25a1597fa Signed-off-by: Hannah Williams <hannah.williams@intel.com> Signed-off-by: Shamile Khan <shamile.khan@intel.com> Reviewed-on: https://review.coreboot.org/23742 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/scripts/config')
0 files changed, 0 insertions, 0 deletions