summaryrefslogtreecommitdiff
path: root/util/rockchip
diff options
context:
space:
mode:
authorNick Vaccaro <nvaccaro@google.com>2022-09-26 14:13:09 -0700
committerNick Vaccaro <nvaccaro@google.com>2022-10-05 19:08:04 +0000
commitf0d5188cf57c9d8fbca91e999c0f37b62d5dbb65 (patch)
tree0adf2da2d11baab4054677eed845f840024d2e40 /util/rockchip
parentd02bb67dd62e340bb09b3f629cf60a47a1e1adc8 (diff)
mb/google/brya/variant/brya0: Add power limits for RPL SoC
Add the RPL CPU power limits to brya0's power limit table to support both the brya0 ADL sku and the new RPL sku. BUG=b:248126749 TEST="emerge-brya coreboot chromeos-bootimage", flash skolas with image-brya0.serial.bin and verify skolas boots successfully to kernel. Change-Id: I2ac067f98f1ff8f86cff0ed0e15010f454d9c91c Signed-off-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/67880 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com> Reviewed-by: Bora Guvendik <bora.guvendik@intel.com> Reviewed-by: Tarun Tuli <taruntuli@google.com> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Diffstat (limited to 'util/rockchip')
0 files changed, 0 insertions, 0 deletions