summaryrefslogtreecommitdiff
path: root/util/riscv
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-05-19 23:07:08 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-05-20 21:11:14 +0000
commit76619b01c84ba2db62310da311de4cf8271154f9 (patch)
treee9421b5ad9949c79fad705e0034e8267fd4ecf17 /util/riscv
parentf8b0eb8f3e9ddb3f198a09d1414ab75d9670caff (diff)
Doc/releases: Mention that Asus H61 boards got squashed
Not physically squashed, the coreboot code got turned into a variant setup with override devicetrees to drop redundant boilerplate. Change-Id: I7ae5530d2603d6d108ef3829004de7e1cad130f9 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/54690 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Christian Walter <christian.walter@9elements.com>
Diffstat (limited to 'util/riscv')
0 files changed, 0 insertions, 0 deletions