summaryrefslogtreecommitdiff
path: root/util/kconfig/zconf.tab.c_shipped
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-07-27 15:29:21 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-08-01 14:37:39 +0000
commitb9c049a3680f82fd62637f9e4bae1d5ef67fd504 (patch)
tree7f23df95441475ef66b86d53f0563c7ca900d8e7 /util/kconfig/zconf.tab.c_shipped
parent07bc3251a9c74ecb4f96878b99e3537307c6c685 (diff)
sb/intel/i82801gx: Select INTEL_TOP_SWAP_BOOTBLOCK_SIZE
This effectively means it is possible to run another bootblock located at top_of_flash - 64K. The i82801gx southbridge has the ability to swap the two top 64K ranges by flipping the BUC.TS bit (RCBA[3414] bit0). This allows coreboot to build roms with a bootblock at the top swap offset by selecting CONFIG_INTEL_ADD_TOP_SWAP_BOOTBLOCK. Change-Id: Id96e10aea3e5fd955d45287134eb8643be414de9 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/27748 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com>
Diffstat (limited to 'util/kconfig/zconf.tab.c_shipped')
0 files changed, 0 insertions, 0 deletions