diff options
author | Eric Lai <ericr_lai@compal.corp-partner.google.com> | 2022-01-19 12:42:56 +0800 |
---|---|---|
committer | Tim Wawrzynczak <twawrzynczak@chromium.org> | 2022-01-20 16:21:56 +0000 |
commit | 47486b92ced6ad544362ef531334409cfcfc56e4 (patch) | |
tree | c96725f9489d049429e382a1fa037c8a2e68f6b2 /util/intelp2m/fields/cb | |
parent | 1c5cc56acca902811dd3d11c1018d24980a31515 (diff) |
mb/google/brya: Add MEMORY_SODIMM and MEMORY_SOLDERDOWN config
MEMORY_SOLDERDOWN puts SPD in cbfs and read part number from CBI.
MEMORY_SODIMM puts SPD cache in FMAP.
BUG=b:208910227
BRANCH=None
TEST=util/abuild/abuild -p none -t google/brya -x -a
Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com>
Change-Id: Idab48293fb5b584ecb4c8f270d2c376456954553
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61193
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Diffstat (limited to 'util/intelp2m/fields/cb')
0 files changed, 0 insertions, 0 deletions