summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2020-02-11 16:44:43 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-02-12 18:37:15 +0000
commit516f0acbb0af1d837c7844fb625271360b4b65ba (patch)
treeba2c2b58c0521c56b176380a0fbb7f7c541b0ee8 /src
parent3d27705d2741d9406409e8f18c4b4b47ca3e5a1a (diff)
nb/intel/sandybridge/acpi: Update PEG code
* Use new ACPI syntax * Return either 0 or 0xf for PCI root port. That will make the device show up in Windows. This might help users and possibly Windows drivers working with PCIe ports. Change-Id: I1e76b735ab1472f6a4ea493c733cd6b2e6fca29e Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38831 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/sandybridge/acpi/peg.asl12
1 files changed, 4 insertions, 8 deletions
diff --git a/src/northbridge/intel/sandybridge/acpi/peg.asl b/src/northbridge/intel/sandybridge/acpi/peg.asl
index f98a4ce083..fcec00ec67 100644
--- a/src/northbridge/intel/sandybridge/acpi/peg.asl
+++ b/src/northbridge/intel/sandybridge/acpi/peg.asl
@@ -20,8 +20,7 @@ Device (PEGP)
Method (_STA)
{
- ShiftRight (\_SB.PCI0.MCHC.DVEN, 3, Local0)
- Return (And (Local0, 1))
+ Return (((\_SB.PCI0.MCHC.DVEN >> 3) & 1) * 0xf)
}
Device (DEV0)
@@ -36,8 +35,7 @@ Device (PEG1)
Method (_STA)
{
- ShiftRight (\_SB.PCI0.MCHC.DVEN, 2, Local0)
- Return (And (Local0, 1))
+ Return (((\_SB.PCI0.MCHC.DVEN >> 2) & 1) * 0xf)
}
Device (DEV0)
@@ -52,8 +50,7 @@ Device (PEG2)
Method (_STA)
{
- ShiftRight (\_SB.PCI0.MCHC.DVEN, 1, Local0)
- Return (And (Local0, 1))
+ Return (((\_SB.PCI0.MCHC.DVEN >> 1) & 1) * 0xf)
}
Device (DEV0)
@@ -68,8 +65,7 @@ Device (PEG6)
Method (_STA)
{
- ShiftRight (\_SB.PCI0.MCHC.DVEN, 13, Local0)
- Return (And (Local0, 1))
+ Return (((\_SB.PCI0.MCHC.DVEN >> 13) & 1) * 0xf)
}
Device (DEV0)