summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKangheui Won <khwon@chromium.org>2021-05-06 15:53:37 +1000
committerMartin Roth <martinroth@google.com>2021-05-10 04:07:37 +0000
commitdad067f2729565eb1adcdf792c4d4dcc48909ad0 (patch)
treef50153aa2f762ea0942e5413f017f9ebf3725cd0 /src
parent5858fb4e351ad9064c3970f7f221ec6f75b5dae5 (diff)
amd/cezanne: verify transfer buffer in bootblock
Verify if transfer buffer is valid before progressing further to catch invalid transfer buffer early. Signed-off-by: Kangheui Won <khwon@chromium.org> Change-Id: I4c470b156944b50e581dcdee47b196f46b0993f3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/52965 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Raul Rangel <rrangel@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/soc/amd/cezanne/bootblock.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/bootblock.c b/src/soc/amd/cezanne/bootblock.c
index 2447de64fc..21635c9c3c 100644
--- a/src/soc/amd/cezanne/bootblock.c
+++ b/src/soc/amd/cezanne/bootblock.c
@@ -11,6 +11,7 @@
#include <cpu/x86/tsc.h>
#include <soc/iomap.h>
#include <soc/southbridge.h>
+#include <soc/psp_transfer.h>
#include <stdint.h>
/*
@@ -110,5 +111,11 @@ void bootblock_soc_init(void)
{
u32 val = cpuid_eax(1);
printk(BIOS_DEBUG, "Family_Model: %08x\n", val);
+
+ if (CONFIG(VBOOT_STARTS_BEFORE_BOOTBLOCK)) {
+ verify_psp_transfer_buf();
+ show_psp_transfer_info();
+ }
+
fch_early_init();
}