summaryrefslogtreecommitdiff
path: root/src/superio/fintek
diff options
context:
space:
mode:
authorSheng-Liang Pan <sheng-liang.pan@quanta.corp-partner.google.com>2020-10-06 16:52:32 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-10-12 17:22:28 +0000
commit854848c39d83ff3e3c9812a45701cb1eb3a11254 (patch)
tree1f4251565a172211657ce1717784a882371e2b72 /src/superio/fintek
parent1447c4310e6c31f1d0f536f0a56ca2184b840dd2 (diff)
mb/google/volteer/var/voxel: disable DdiPortHpd
GPP_A19 and GPP_A20 set no connection, disables DdiPort1Hpd and DdiPort2Hpd BUG=b:169690329 TEST=build and verify type-c(C0/C1) port functional normally Signed-off-by: Pan Sheng-Liang <sheng-liang.pan@quanta.corp-partner.google.com> Change-Id: I4405526ae777332d3c72041db7b4eda25ae31b8e Reviewed-on: https://review.coreboot.org/c/coreboot/+/46069 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: TH Lin <t.h_lin@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/superio/fintek')
0 files changed, 0 insertions, 0 deletions