diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2018-06-22 14:38:21 +0200 |
|---|---|---|
| committer | Nico Huber <nico.h@gmx.de> | 2018-06-23 22:25:51 +0000 |
| commit | fe2510764d0454283b67205e3d5e822af6648bee (patch) | |
| tree | dd67da0e0dddc89c5c202c6733878bb24508a3c6 /src/superio/fintek/f81866d | |
| parent | 1d23eb6d3728e332dd50bddb6c06b6e8a73a8253 (diff) | |
nb/intel/i945: Remove dead code
Regarding "Intel 945G/945GZ/945GC/945P/945PL Express Chipset Family",
Document Number: 307502-005, page 91, if Channel B is empty,
all of the C1DRBs are programmed with the same value as C0DRB3.
Mobile 945 express chipset datasheet doesn't mention this specific case.
Change-Id: Ic26103aac7f920e5696b445e125d33405df4f43b
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/27204
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/superio/fintek/f81866d')
0 files changed, 0 insertions, 0 deletions