summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2012-08-02 09:49:11 +0300
committerAlexandru Gagniuc <mr.nuke.me@gmail.com>2012-08-08 11:42:17 +0200
commit4c29d7f27d315ab93c811fb86ba246151dc84da3 (patch)
treee914849561d4df2b3da4612485c636db2bdb5936 /src/southbridge
parentcf8e4660846eb414d38dc4bb380006806430e902 (diff)
Do not allow modifying memory table directly
Adding ranges directly into coreboot memory table raised issues as those methods bypassed the MTRR setup. Such regions are now added as resources, so declare the functions again as static. Change-Id: If78613da40eabc5c99c49dbe2d6047cb22a71b69 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1415 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions