summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-02-09 11:18:39 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-02-11 10:17:58 +0000
commitc64465f2123c6e68a1b1a0210890d02826139579 (patch)
tree81905dc69f4a9241659bccaffb67159ce9a95290 /src/southbridge
parentc3d88eee646d5916183cda2814396a31485107bc (diff)
sb/amd/pi/hudson/pci.c: Remove empty init operation
Change-Id: I5620867b3044936be8ad1bf95255be5a3565bb51 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50422 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/amd/pi/hudson/pci.c5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/southbridge/amd/pi/hudson/pci.c b/src/southbridge/amd/pi/hudson/pci.c
index 3dd0368b75..5e828f7059 100644
--- a/src/southbridge/amd/pi/hudson/pci.c
+++ b/src/southbridge/amd/pi/hudson/pci.c
@@ -7,10 +7,6 @@
#include <southbridge/amd/common/amd_pci_util.h>
#include <bootstate.h>
-static void pci_init(struct device *dev)
-{
-}
-
/*
* Update the PCI devices with a valid IRQ number
* that is set in the mainboard PCI_IRQ structures.
@@ -38,7 +34,6 @@ static struct device_operations pci_ops = {
.read_resources = pci_bus_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_bus_enable_resources,
- .init = pci_init,
.scan_bus = pci_scan_bridge,
.reset_bus = pci_bus_reset,
.ops_pci = &lops_pci,