diff options
author | Tim Chen <Tim-Chen@quantatw.com> | 2016-11-22 16:19:01 +0800 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2016-11-28 01:17:19 +0100 |
commit | 1ef1ef3f56706d9b96500b8a38546d34d64f64ce (patch) | |
tree | bc01b13e47b090735a029f0000ab31d36198aa1e /src/southbridge/sis/sis966/smbus.h | |
parent | e808fb2ac7a8197b7cb9ba1fe3923e5d80602558 (diff) |
mainboard/google/reef: Set PL1 MAX power limit value to 12W
Set PL1 maximum power limit value back to 12W
(https://review.coreboot.org/#/c/16596/)
from 6W due to Intel's and thermal team's suggestion.
BUG=chrome-os-partner:60038
BRANCH=master
TEST=build, boot on electro dut and verify by thermal team member
Change-Id: I57ae29180962724fde72d522caa542f0f21d5922
Signed-off-by: Tim Chen <Tim-Chen@quantatw.com>
Reviewed-on: https://review.coreboot.org/17574
Tested-by: build bot (Jenkins)
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-by: Venkateswarlu V Vinjamuri <venkateswarlu.v.vinjamuri@intel.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/southbridge/sis/sis966/smbus.h')
0 files changed, 0 insertions, 0 deletions