summaryrefslogtreecommitdiff
path: root/src/southbridge/ricoh/rl5c476/rl5c476.h
diff options
context:
space:
mode:
authorLiju-Clr Chen <liju-clr.chen@mediatek.com>2022-11-02 15:01:13 +0800
committerFelix Held <felix-coreboot@felixheld.de>2022-11-04 01:00:52 +0000
commitd222d1add8ba262afeb42918d3af8b8628711015 (patch)
treef1c989092d2bf161e9ddede92cdbf0b62c5009c2 /src/southbridge/ricoh/rl5c476/rl5c476.h
parentbcb610a5595f7ff99129dfbaff9c6b4e1b5c3584 (diff)
Revert "soc/mediatek/mt8188: Allow CPUfreq hardware to access MCUPM registers"
This reverts commit a8172c329fe309f3b5b409c1a59a227186400dd4. In the aforementioned patch, we allowed MCUPM to access secure registers and set the domain to DOMAIN_2. Additional attribute settings are also required when a hardware is set to a specific domain. Otherwise, there would be violation between hardware. Since MT8188 is in bring-up stage, we simply enable access register permission for the DOMAIN_0 by default. So remove the wrong setting for MCUPM, SCP and SSPM. We will complete DEVAPC setting when the settings are confirmed. Change-Id: I5d9809f6e84b8d10bc2e6f2ea5a442e676ad3bf9 Signed-off-by: Liju-Clr Chen <liju-clr.chen@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69139 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Yidi Lin <yidilin@google.com> Reviewed-by: Rex-BC Chen <rex-bc.chen@mediatek.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/southbridge/ricoh/rl5c476/rl5c476.h')
0 files changed, 0 insertions, 0 deletions