summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/smihandler.c
diff options
context:
space:
mode:
authorRob Barnes <robbarnes@google.com>2021-12-17 10:37:43 -0700
committerFelix Held <felix-coreboot@felixheld.de>2021-12-20 17:52:50 +0000
commit4454c9af3c3d44c4ea3c3dfa9eb58c59385e3778 (patch)
tree519d6e26583b63e81eba03ed55b378a8ab1c2a2e /src/southbridge/intel/lynxpoint/smihandler.c
parent57af68fec90bb44449e33066d641dd5f2108b83e (diff)
soc/amd/cezanne: Correct S0i3 verstage softfuse bit
PSP_S0I3_RESUME_VERSTAGE softfuse bit is 58, not 40. BUG=b:202397678 BRANCH=None TEST=Boot guybrush, ensure S0i3 verstage runs with latest PSP. Change-Id: Ia27f6e48e345aac0d5f6579d663a6b655688239a Signed-off-by: Rob Barnes <robbarnes@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60214 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/smihandler.c')
0 files changed, 0 insertions, 0 deletions