diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2019-11-16 09:11:41 +0100 |
|---|---|---|
| committer | Arthur Heymans <arthur@aheymans.xyz> | 2019-11-17 18:45:37 +0000 |
| commit | 05d7d82d37ae04ec4cf3579eb1c0f7bf0c0b7aa2 (patch) | |
| tree | d5af82e40f3b8b6617de0972df490abe27588ac4 /src/southbridge/intel/i82801ix | |
| parent | e7087a19bc158e1bbbe6b2bfaef53e38a644f99c (diff) | |
mb/{i945,ich7}: Remove redundant write on V0CTL
RCBA32(V0CTL)= 0x80000001 already done inhere i945/early_init.c
Change-Id: Ia775f4e6158a217b48629d289845537e7ccf5e79
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36877
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel/i82801ix')
0 files changed, 0 insertions, 0 deletions