summaryrefslogtreecommitdiff
path: root/src/soc/sifive/fu540/spi.c
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-06-17 21:13:22 +0530
committerSubrata Banik <subrata.banik@intel.com>2021-06-20 06:02:00 +0000
commit621ed4c06c8c8761e083c550c0edf3c9c66793c9 (patch)
tree47e23184b08959815ac9c69ba6c5b523fb077d05 /src/soc/sifive/fu540/spi.c
parent8c082e5fef933dde8f7285569add443e548c879a (diff)
util/ifdtool: Use ICH Strap Length (ISL) to identify APL chipset
Use offset FLMAP1 bit 24:31, called ISL (ICH Strap Lenth) to uniquely identify the chipsets without any additional logic. +---------+-----------+ | Chipset | PSL Value | +---------+-----------+ | APL | 0x13 | +---------+-----------+ BUG=b:153888802 TEST=Able to dump FD contains correctly without specifying platform quirks on APL (IFDv1) Platform. > ifdtool -d coreboot.rom PCH Revision: Apollo Lake: N3xxx, J3xxx Change-Id: I02bcc6b1ca61c4ee59582f1b310ed0fba0ef1d9a Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55617 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/sifive/fu540/spi.c')
0 files changed, 0 insertions, 0 deletions