summaryrefslogtreecommitdiff
path: root/src/soc/rockchip
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-01-12 23:18:54 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-01-27 22:18:17 +0000
commitb1fe9de74d420cf7193135c2b6d034bf06dabe94 (patch)
tree414d6251c4e22441c9b7a9bf2967f7ba84131efa /src/soc/rockchip
parenta48f29192dd01e3be490394b265b90b619e81d4a (diff)
soc/amd/sabrina: add additional UART controllers
Compared to Cezanne there are 3 more UART controllers. Revision 1.50 of the PPR #57243 was used as a reference. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I628b1a7a0930f3409acdcabda2b864d42bf6bd23 Reviewed-on: https://review.coreboot.org/c/coreboot/+/61086 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com>
Diffstat (limited to 'src/soc/rockchip')
0 files changed, 0 insertions, 0 deletions