summaryrefslogtreecommitdiff
path: root/src/soc/nvidia/tegra132/clock.c
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2014-08-12 17:50:53 -0500
committerPatrick Georgi <pgeorgi@google.com>2015-03-26 00:30:53 +0100
commit0e99044aabcca418bba48e2b1d93d0e4e4a38b47 (patch)
treea192e78ac2313a122cee086a5d24c99d891464f1 /src/soc/nvidia/tegra132/clock.c
parente8ab775c811365fe984d90489ed605e6a17f2f19 (diff)
tegra132: allow mainboards to insert memory regions in address map
Depending on the needs of the mainboard certain regions of the address map may need to be adjusted. Allow for that. BUG=chrome-os-partner:31293 BRANCH=None TEST=With ryu patches able to insert a non-cacheable memory region. Change-Id: I68ead4a0f29da9a48d6d975cd41e2969db43ca55 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 88342562885b09c4350ba1c846b725b5f12c63d9 Original-Change-Id: Iaa657bba98d36a60f2c1a5dfbb8ded4e3a53476f Original-Signed-off-by: Aaron Durbin <adurbin@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/212161 Original-Reviewed-by: Furquan Shaikh <furquan@chromium.org> Original-Commit-Queue: Furquan Shaikh <furquan@chromium.org> Reviewed-on: http://review.coreboot.org/8925 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/nvidia/tegra132/clock.c')
0 files changed, 0 insertions, 0 deletions