summaryrefslogtreecommitdiff
path: root/src/soc/mediatek
diff options
context:
space:
mode:
authorMingjin Ge <mingjin.ge@mediatek.corp-partner.google.com>2024-01-25 15:54:31 +0800
committerFelix Held <felix-coreboot@felixheld.de>2024-08-29 13:52:39 +0000
commit1b0ef438db7fa7398fbcc222975a44f7930867f0 (patch)
tree56de391a81c84cff8ea881c49f5a37e99ac52987 /src/soc/mediatek
parentab663c3cb9bc0bf7779f8a98f8973eda22d54997 (diff)
soc/mediatek/mt8196: Add USB host support
Add USB host function support. TEST=read usb data successfully. BUG=b:317009620 Signed-off-by: Mingjin Ge <mingjin.ge@mediatek.corp-partner.google.com> Change-Id: Ia4efcddac9bf5e04e688648a5c22384075a0b026 Reviewed-on: https://review.coreboot.org/c/coreboot/+/84023 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com> Reviewed-by: Yidi Lin <yidilin@google.com>
Diffstat (limited to 'src/soc/mediatek')
-rw-r--r--src/soc/mediatek/mt8196/Makefile.mk1
-rw-r--r--src/soc/mediatek/mt8196/include/soc/usb.h29
-rw-r--r--src/soc/mediatek/mt8196/usb.c20
3 files changed, 50 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8196/Makefile.mk b/src/soc/mediatek/mt8196/Makefile.mk
index 37326dfb9f..c8845ac764 100644
--- a/src/soc/mediatek/mt8196/Makefile.mk
+++ b/src/soc/mediatek/mt8196/Makefile.mk
@@ -22,6 +22,7 @@ ramstage-y += emi.c
ramstage-y += l2c_ops.c
ramstage-y += ../common/mmu_operations.c ../common/mmu_cmops.c
ramstage-y += soc.c
+ramstage-y += ../common/usb.c usb.c
CPPFLAGS_common += -Isrc/soc/mediatek/mt8196/include
CPPFLAGS_common += -Isrc/soc/mediatek/common/include
diff --git a/src/soc/mediatek/mt8196/include/soc/usb.h b/src/soc/mediatek/mt8196/include/soc/usb.h
new file mode 100644
index 0000000000..5733da2ecf
--- /dev/null
+++ b/src/soc/mediatek/mt8196/include/soc/usb.h
@@ -0,0 +1,29 @@
+/* SPDX-License-Identifier: GPL-2.0-only OR MIT */
+
+/*
+ * This file is created based on MT8196 Functional Specification
+ * Chapter number: 5.5
+ */
+
+#ifndef SOC_MEDIATEK_MT8196_USB_H
+#define SOC_MEDIATEK_MT8196_USB_H
+
+#include <soc/usb_common.h>
+
+struct ssusb_sif_port {
+ struct sif_u2_phy_com u2phy;
+ u32 reserved0[64 * 5];
+ struct sif_u3phyd u3phyd;
+ u32 reserved1[64];
+ struct sif_u3phya u3phya;
+ struct sif_u3phya_da u3phya_da;
+ u32 reserved2[64 * 3];
+};
+check_member(ssusb_sif_port, u3phyd, 0x600);
+check_member(ssusb_sif_port, u3phya, 0x800);
+check_member(ssusb_sif_port, u3phya_da, 0x900);
+check_member(ssusb_sif_port, reserved2, 0xa00);
+
+#define USB_PORT_NUMBER 1
+
+#endif
diff --git a/src/soc/mediatek/mt8196/usb.c b/src/soc/mediatek/mt8196/usb.c
new file mode 100644
index 0000000000..56fe15cb4d
--- /dev/null
+++ b/src/soc/mediatek/mt8196/usb.c
@@ -0,0 +1,20 @@
+/* SPDX-License-Identifier: GPL-2.0-only OR MIT */
+
+/*
+ * This file is created based on MT8188 Functional Specification
+ * Chapter number: 13.1,13.2
+ */
+
+#include <soc/addressmap.h>
+#include <device/mmio.h>
+#include <soc/usb.h>
+
+#define CTRL_U3_PORT_SS_SUP_SPEED (3U << 9)
+
+void mtk_usb_prepare(void)
+{
+ /* SW sets this register to change USB3.2 speed to Gen1-5Gbps */
+ struct ssusb_ippc_regs *ippc_regs = (void *)(SSUSB_IPPC_BASE);
+
+ clrsetbits32(&ippc_regs->u3_ctrl_p[0], CTRL_U3_PORT_SS_SUP_SPEED, 0);
+}