diff options
| author | Simon Yang <simon1.yang@intel.com> | 2022-04-22 14:07:16 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-04-27 17:15:13 +0000 |
| commit | dec327b03b2fbf6dc6f89599107f645ed6a5396f (patch) | |
| tree | 5ab8728acb148be9d573416575c3f91f38a8b1c7 /src/soc/intel | |
| parent | 19788cd9a48b7ab302c50a2fd6818a172615d1e5 (diff) | |
soc/intel/jasperlake: Revert CdClock setting
Revert CdClock setting and use default value 0xff.
Previous problem was fixed by Jasperlake FSP in version 1.3.09.31,
so we can use the original CdClock setting in baseboard.
BUG=b:206557434
BRANCH=dedede
TEST="Built and verified on magolor platform to confirm FSP solution works"
Cq-Depend: chrome-internal:4662167
Change-Id: I50d65e0caaf8f3f074322cff5bbdc68bdb1bbf78
Signed-off-by: Simon Yang <simon1.yang@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/63808
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Reviewed-by: Henry Sun <henrysun@google.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel')
| -rw-r--r-- | src/soc/intel/jasperlake/chip.h | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/src/soc/intel/jasperlake/chip.h b/src/soc/intel/jasperlake/chip.h index 398fe71699..896a79a0f9 100644 --- a/src/soc/intel/jasperlake/chip.h +++ b/src/soc/intel/jasperlake/chip.h @@ -417,8 +417,6 @@ struct soc_intel_jasperlake_config { CD_CLOCK_312_MHZ = 5, CD_CLOCK_552_MHZ = 6, CD_CLOCK_556_8_MHZ = 7, - CD_CLOCK_648_MHZ = 8, - CD_CLOCK_652_8_MHZ = 9, } cd_clock; /* |