diff options
| author | Jan Samek <jan.samek@siemens.com> | 2023-01-19 14:17:44 +0100 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2023-01-22 00:30:01 +0000 |
| commit | 256918bd6d5977be4c020fafec0ba4401e806e25 (patch) | |
| tree | 84f2763747ff6089e4fcb3f924d3914ab5b354c1 /src/soc/intel | |
| parent | 9d67142ccbb3421275c6aa8b44b4cbbec78054a7 (diff) | |
mb/siemens/mc_apl1/var/mc_apl6: Enable early POST
Enable early POST code display on this variant using
the common mc_apl1 baseboard functionality.
BUG=none
TEST=Boot on mc_apl6 and observe that POST codes are
displayed before DRAM training.
Change-Id: I2a52c241c383f8ebcf05052e9bc0ba13e63e3728
Signed-off-by: Jan Samek <jan.samek@siemens.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/72116
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions