summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-12-16 02:43:56 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-23 08:30:09 +0000
commit3c9291b3359d91d7238ed1886f4d87d635a6df55 (patch)
tree55e5b79d71fd2e0b68b841195b5820bfa4f43520 /src/soc/intel
parent034920c1d438ff39f9243a1d6b0d41957405d34c (diff)
tree: Replace ShiftLeft(a,b,c) with ASL 2.0 syntax
Replace `ShiftLeft (a, b, c)` with `c = a << b`. Change-Id: Ibd25a05f49f79e80592482a1b0532334f727af58 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70841 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/baytrail/acpi/irqlinks.asl16
-rw-r--r--src/soc/intel/braswell/acpi/irqlinks.asl16
2 files changed, 16 insertions, 16 deletions
diff --git a/src/soc/intel/baytrail/acpi/irqlinks.asl b/src/soc/intel/baytrail/acpi/irqlinks.asl
index d0f3dcb691..9d42bef600 100644
--- a/src/soc/intel/baytrail/acpi/irqlinks.asl
+++ b/src/soc/intel/baytrail/acpi/irqlinks.asl
@@ -31,7 +31,7 @@ Device (LNKA)
IRQ0 = Zero
/* Set the bit from PRTA */
- ShiftLeft(1, And(PRTA, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTA, 0x0f)
Return (RTLA)
}
@@ -90,7 +90,7 @@ Device (LNKB)
IRQ0 = Zero
/* Set the bit from PRTB */
- ShiftLeft(1, And(PRTB, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTB, 0x0f)
Return (RTLB)
}
@@ -149,7 +149,7 @@ Device (LNKC)
IRQ0 = Zero
/* Set the bit from PRTC */
- ShiftLeft(1, And(PRTC, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTC, 0x0f)
Return (RTLC)
}
@@ -208,7 +208,7 @@ Device (LNKD)
IRQ0 = Zero
/* Set the bit from PRTD */
- ShiftLeft(1, And(PRTD, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTD, 0x0f)
Return (RTLD)
}
@@ -267,7 +267,7 @@ Device (LNKE)
IRQ0 = Zero
/* Set the bit from PRTE */
- ShiftLeft(1, And(PRTE, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTE, 0x0f)
Return (RTLE)
}
@@ -326,7 +326,7 @@ Device (LNKF)
IRQ0 = Zero
/* Set the bit from PRTF */
- ShiftLeft(1, And(PRTF, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTF, 0x0f)
Return (RTLF)
}
@@ -385,7 +385,7 @@ Device (LNKG)
IRQ0 = Zero
/* Set the bit from PRTG */
- ShiftLeft(1, And(PRTG, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTG, 0x0f)
Return (RTLG)
}
@@ -444,7 +444,7 @@ Device (LNKH)
IRQ0 = Zero
/* Set the bit from PRTH */
- ShiftLeft(1, And(PRTH, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTH, 0x0f)
Return (RTLH)
}
diff --git a/src/soc/intel/braswell/acpi/irqlinks.asl b/src/soc/intel/braswell/acpi/irqlinks.asl
index 42fc97e6b2..bfb80fcb0d 100644
--- a/src/soc/intel/braswell/acpi/irqlinks.asl
+++ b/src/soc/intel/braswell/acpi/irqlinks.asl
@@ -31,7 +31,7 @@ Device (LNKA)
IRQ0 = Zero
/* Set the bit from PRTA */
- ShiftLeft(1, And(PRTA, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTA, 0x0f)
Return (RTLA)
}
@@ -90,7 +90,7 @@ Device (LNKB)
IRQ0 = Zero
/* Set the bit from PRTB */
- ShiftLeft(1, And(PRTB, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTB, 0x0f)
Return (RTLB)
}
@@ -149,7 +149,7 @@ Device (LNKC)
IRQ0 = Zero
/* Set the bit from PRTC */
- ShiftLeft(1, And(PRTC, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTC, 0x0f)
Return (RTLC)
}
@@ -208,7 +208,7 @@ Device (LNKD)
IRQ0 = Zero
/* Set the bit from PRTD */
- ShiftLeft(1, And(PRTD, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTD, 0x0f)
Return (RTLD)
}
@@ -267,7 +267,7 @@ Device (LNKE)
IRQ0 = Zero
/* Set the bit from PRTE */
- ShiftLeft(1, And(PRTE, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTE, 0x0f)
Return (RTLE)
}
@@ -326,7 +326,7 @@ Device (LNKF)
IRQ0 = Zero
/* Set the bit from PRTF */
- ShiftLeft(1, And(PRTF, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTF, 0x0f)
Return (RTLF)
}
@@ -385,7 +385,7 @@ Device (LNKG)
IRQ0 = Zero
/* Set the bit from PRTG */
- ShiftLeft(1, And(PRTG, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTG, 0x0f)
Return (RTLG)
}
@@ -444,7 +444,7 @@ Device (LNKH)
IRQ0 = Zero
/* Set the bit from PRTH */
- ShiftLeft(1, And(PRTH, 0x0f), IRQ0)
+ IRQ0 = 1 << And(PRTH, 0x0f)
Return (RTLH)
}