summaryrefslogtreecommitdiff
path: root/src/soc/intel/quark/Makefile.inc
diff options
context:
space:
mode:
authorJames Ye <jye836@gmail.com>2020-02-20 16:13:04 +1100
committerNico Huber <nico.h@gmx.de>2020-02-21 08:54:42 +0000
commit2b6d249632980ddf2162cc6f4530045214f5ba81 (patch)
tree7d4c09b7790c1c27e1d10c723e034e0604287659 /src/soc/intel/quark/Makefile.inc
parentdc83cd2ac1a79622295c52516a7d9c49a82a1792 (diff)
nb/intel/snb: Add PCI routing table for PEG root ports
Previously the PRTs were defined in southbridge code (8014714 southbridge/intel/bd82x6x/acpi: Fix IRQ warnings), but this was lost when southbridge PRTs became autogenerated. Add the proper PRTs for the PCI express for graphics root ports. This (again) fixes warnings issued by Linux for interrupts on secondary functions of devices on the PEG ports, such as the HDMI audio controller on graphics cards. pcieport 0000:00:01.0: can't derive routing for PCI INT B snd_hda_intel 0000:01:00.1: PCI INT B: no GSI Tested with GIGABYTE P67A-UD3R (CB:31363) with Radeon HD 5670. Change-Id: Ic429ec2fdeadb9dab1c03916974e173004d6cd16 Signed-off-by: James Ye <jye836@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39021 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/soc/intel/quark/Makefile.inc')
0 files changed, 0 insertions, 0 deletions