summaryrefslogtreecommitdiff
path: root/src/soc/intel/jasperlake/cpu.c
diff options
context:
space:
mode:
authorShelley Chen <shchen@google.com>2022-10-12 17:48:47 +0000
committerShelley Chen <shchen@google.com>2022-10-12 19:46:19 +0000
commit6ae4d2e0a6a3cb8a1420cade9367393d121f0008 (patch)
tree98f1aaa03bb70b8c8f2ccdd921300c9351f21e4c /src/soc/intel/jasperlake/cpu.c
parentd91f3a4eaf7f8399db83a9c2d5cba2452fefaf7a (diff)
Revert "soc/qualcomm: Update the wait time for checking PCIe link up"
This reverts commit 4b5ba9436373d1addab13cd38ee6899e49ea029f. Reason for revert: This optimization is causing the non-serial enabled tot BIOS to not boot. To get tot back into good shape, will revert for now and reevalute this fix and resubmit at a later time. BUG=b:218406702 BRANCH=None TEST=reboot from AP console (on herobrine) after flashing image-herobrine.bin. prior to fix the device would never boot to login prompt. after rever the device would boot to login prompt again. Change-Id: Iaac5f2fb2120f6aa41a0ce9a763d50fd7b9a3ec7 Signed-off-by: Shelley Chen <shchen@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/68339 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Douglas Anderson <dianders@chromium.org>
Diffstat (limited to 'src/soc/intel/jasperlake/cpu.c')
0 files changed, 0 insertions, 0 deletions