summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/spi.c
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2015-07-02 11:55:18 -0700
committerLeroy P Leahy <leroy.p.leahy@intel.com>2015-07-06 18:45:23 +0200
commitacb9c0b6616f96357c303964678eac05177a078d (patch)
tree31991144e04b437bb078d8b6a66bc3c081d16da8 /src/soc/intel/fsp_baytrail/spi.c
parent2bc9cee0f70f133bb31a79b92ea4d982d55d048d (diff)
Braswell: Update to end of June.
Remove some CamelCase in acpi.c Add FSP PcdDvfsEnable configuration parameter. Add lpc_init and lpc_set_low_power routines. Remove Braswell reference to make code easier to port to another SOC. BRANCH=none BUG=None TEST=Build and run on cyan Change-Id: I5063215fc5d19b4a07f3161f76bf3d58e30f6f02 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: http://review.coreboot.org/10768 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/spi.c')
0 files changed, 0 insertions, 0 deletions