summaryrefslogtreecommitdiff
path: root/src/soc/intel/fsp_baytrail/northcluster.c
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2017-12-14 16:14:39 -0700
committerAaron Durbin <adurbin@chromium.org>2017-12-15 23:35:16 +0000
commit410f3b402a29af09070520bd13ea90e75ae2f5ec (patch)
treeca0f641730ee51aeb4f0ce14e81ff18b41bc9b89 /src/soc/intel/fsp_baytrail/northcluster.c
parent10d65b06aebbd857759c278a18c7e9e0ba70ee6c (diff)
soc/intel/common/nvm: utilize spi_flash_ctrlr_protect_region()
Now that there is spi flash controller flash protection use that API so the spi_flash_protect() API can be sunsetted since it was isolated within the Intel code base. BUG=b:69614064 Change-Id: I3908d0e3105b0ef9a0fbf4fc9426ac1be067f648 Signed-off-by: Aaron Durbn <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/22880 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc/intel/fsp_baytrail/northcluster.c')
0 files changed, 0 insertions, 0 deletions