summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/acpi
diff options
context:
space:
mode:
authorJohn Zhao <john.zhao@intel.com>2022-01-20 11:29:18 -0800
committerFelix Held <felix-coreboot@felixheld.de>2022-02-01 14:05:20 +0000
commit41aa8d60355c16959e63ae9f0bad65efd4cc64f5 (patch)
treed1432aa2b9ee38b5cb746e413547af09a54a4fae /src/soc/intel/common/acpi
parentcabf9e33a733398c4ccefccbefeee73b0e71e45a (diff)
soc/intel/common: Add the Primary to Sideband bridge library
New platforms have additional Primary to Sideband bridge besides the PCH P2SB. This change puts the common functions into the P2SB library. BUG=b:213574324 TEST=Build platforms coreboot images successfully. Signed-off-by: John Zhao <john.zhao@intel.com> Change-Id: I63f58584e8c3bfe42cdd81912e1e5140337c2d55 Reviewed-on: https://review.coreboot.org/c/coreboot/+/61283 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/common/acpi')
0 files changed, 0 insertions, 0 deletions