summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell
diff options
context:
space:
mode:
authorJonathan Zhang <jonzhang@fb.com>2020-06-03 15:55:28 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-06-14 16:45:55 +0000
commitc11059550342999c382385ef0059349802061a99 (patch)
treec08618838d08a06ac63058f8e1e9ba24c0dcb955 /src/soc/intel/braswell
parent890cf2299dd9f78c7ea66b7a27ebcbc1d06c0436 (diff)
soc/intel/xeon_sp/cpx: add cpu entries in ssdt
Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Signed-off-by: Reddy Chagam <anjaneya.chagam@intel.com> Change-Id: I4d057a7c385ca563bfcc7ad44f651ad1f8ca003c Reviewed-on: https://review.coreboot.org/c/coreboot/+/42059 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Diffstat (limited to 'src/soc/intel/braswell')
0 files changed, 0 insertions, 0 deletions