summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/tsc_freq.c
diff options
context:
space:
mode:
authorRonak Kanabar <ronak.kanabar@intel.com>2023-05-31 10:28:51 +0530
committerSubrata Banik <subratabanik@google.com>2023-06-04 18:18:49 +0000
commitb807a1d0352d1b5c8996c0a04f71d61ae663db63 (patch)
treef2b1b13ad2b17cce8caf2bff4d37e61d9974176b /src/soc/intel/braswell/tsc_freq.c
parent6a7703f6449432fec04b1a3992bf8b289d1aa289 (diff)
soc/intel/meteorlake: Hook up UPD PchHdaSdiEnable
Hook the PchHdaSdiEnable UPD so that mainboard can change the settings via devicetree. PchHdaSdiEnable UPD enable HDA SDI lanes. BUG=b:273962021 TEST=Verified the settings on google/rex using debug FSP logs. Change-Id: I43f1e59d28fc07218f8e25266f8ce3bdcf3f6e5c Signed-off-by: Ronak Kanabar <ronak.kanabar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/75529 Reviewed-by: Kapil Porwal <kapilporwal@google.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tarun Tuli <taruntuli@google.com>
Diffstat (limited to 'src/soc/intel/braswell/tsc_freq.c')
0 files changed, 0 insertions, 0 deletions