summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/acpi/scc.asl
diff options
context:
space:
mode:
authorMarius Genheimer <mail@f0wl.cc>2019-04-30 00:04:32 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-06 10:29:02 +0000
commit4998becda3e3e8033a84599158e180217e39d1bc (patch)
tree666dcf212face9db0ec6fa6fee08dfd1c001c820 /src/soc/intel/braswell/acpi/scc.asl
parent72a9091a0efce1835a94f0ba0b10f62c78af70e2 (diff)
soc/skylake: Add missing PCH IDs
Added IDs for: - H170 - Z170 - Q170 - Q150 - B150 Used documents: - 332690-005EN Tested on Gigabyte GA-Z170N-WIFI Change-Id: If20a2b764afa02785a97948893dbc5b5f60aff60 Signed-off-by: Marius Genheimer <mail@f0wl.cc> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32517 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Felix Singer <felixsinger@posteo.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/braswell/acpi/scc.asl')
0 files changed, 0 insertions, 0 deletions