summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/acpi/lpe.asl
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-12-16 07:11:17 +0100
committerFelix Singer <felixsinger@posteo.net>2022-12-23 10:18:48 +0000
commit35e65a8bc36628baad7d2ed94bef7619971e6d88 (patch)
treea3b4d2afe3494eee4049db95f04a69d61113f006 /src/soc/intel/braswell/acpi/lpe.asl
parent86bc2e708dc2600c5611b6573d43645e7d57e561 (diff)
tree: Replace And(a,b,c) with ASL 2.0 syntax
Replace `And (a, b, c)` with `c = a & b`, respectively `c &= b` where possible. Change-Id: Ie558f9d0b597c56ca3b31498edb68de8877d3a2f Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70850 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/braswell/acpi/lpe.asl')
-rw-r--r--src/soc/intel/braswell/acpi/lpe.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/acpi/lpe.asl b/src/soc/intel/braswell/acpi/lpe.asl
index 494fd244aa..9f400458c3 100644
--- a/src/soc/intel/braswell/acpi/lpe.asl
+++ b/src/soc/intel/braswell/acpi/lpe.asl
@@ -93,7 +93,7 @@ Device (LPEA)
Method (_ON)
{
- And (PSAT, 0xfffffffc, PSAT)
+ PSAT &= 0xfffffffc
PSAT |= 0
}
}