summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/acpi/dptf
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2021-06-23 13:17:33 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-06-26 10:06:23 +0000
commit5cb24d4522d489db52d98b2abd365053b1007c20 (patch)
tree6d6cd663263f1d157dd0369e89c54da0e02afd2b /src/soc/intel/braswell/acpi/dptf
parente273a02d259c25b5ab5885bcdfd5b1c2d226580a (diff)
soc/intel/cache_as_ram.S: Fix CAR issues with Bootguard
It looks like the 'clear_car' code does not properly fill the required cachelines so add code to fill cachelines explicitly. Change-Id: Id5d77295f6d24f9d2bc23f39f8772fd172ac8910 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55791 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Christopher Meis <christopher.meis@9elements.com> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Christian Walter <christian.walter@9elements.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel/braswell/acpi/dptf')
0 files changed, 0 insertions, 0 deletions