diff options
author | Krishna Prasad Bhat <krishna.p.bhat.d@intel.com> | 2024-04-24 12:06:12 +0530 |
---|---|---|
committer | Felix Held <felix-coreboot@felixheld.de> | 2024-05-06 11:23:05 +0000 |
commit | 3e77f77beea384932e9191f4941a7a7013f633a1 (patch) | |
tree | 29abfbeadfc6bc558c37f5599dcfa9d1daba9c58 /src/soc/intel/baytrail | |
parent | 653ba223df6b949743080f837760ed9c1264cca7 (diff) |
mb/google/brox:Select SOC_INTEL_TCSS_USE_PDC_PMC_USBC_MUX_CONFIGURATION
Brox uses PDC<->PMC direct connection for USBC mux configuration. Select
SOC_INTEL_TCSS_USE_PDC_PMC_USBC_MUX_CONFIGURATION to enable it. This
patch also adds additional dependency on ENABLE_TCSS_USB_DETECTION to be
selected only when PDC<->PMC direct connection and CHROMEOS is not used.
BUG=b:332383540
TEST=USB3 plugged during G3, is detected after system boots from G3.
Cq-Depend: chromium:5484387
Cq-Depend: chrome-internal:7106592
Change-Id: I0f62943f87d8fb6eb494c0aca3ef08c33cd05ffd
Signed-off-by: Krishna Prasad Bhat <krishna.p.bhat.d@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/82078
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/soc/intel/baytrail')
0 files changed, 0 insertions, 0 deletions