diff options
| author | David Wu <david_wu@quanta.corp-partner.google.com> | 2019-07-30 09:53:23 +0800 |
|---|---|---|
| committer | Furquan Shaikh <furquan@google.com> | 2019-08-01 16:47:10 +0000 |
| commit | 92dc39129156307913dbf3c07f926554f0c14ab8 (patch) | |
| tree | f7bc788b3964d3c5890e74cb09bdaac2976d52c7 /src/soc/cavium | |
| parent | bba18c55403bf3c664683993848eba93b3ec8e24 (diff) | |
soc/intel/cannonlake/bootblock: Clear the GPI IS & IE registers
Clear the GPI Interrupt Status & Enable registers to prevent any
interrupt storms due to GPI.
BUG=b:138282962
TEST=Ensure that the Interrupt status & enable registers are reset
during the boot-up when the system is brought out of G3, S5 & S3. Ensure
that the system boots fine to ChromeOS.
Change-Id: I2185355d0095601e0778b6bf47ae137cc53e4051
Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34624
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org>
Diffstat (limited to 'src/soc/cavium')
0 files changed, 0 insertions, 0 deletions