summaryrefslogtreecommitdiff
path: root/src/soc/amd
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-02-13 03:03:55 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-02-14 19:09:22 +0000
commitaed4aca3fcc7209224229b813b353cc78ae0e0ed (patch)
treee331297d349f8ae708fdc7434a3847d2fedea0d1 /src/soc/amd
parent65418cc8b5ad3c163e283b342d27e787061deee3 (diff)
soc/amd/cezanne/chipset.cb: add SMBus and data fabric PCI devices
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ica9b4adb1ec2b3663ce2d623cfe7b6539cd9c71b Reviewed-on: https://review.coreboot.org/c/coreboot/+/50631 Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd')
-rw-r--r--src/soc/amd/cezanne/chipset.cb9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/soc/amd/cezanne/chipset.cb b/src/soc/amd/cezanne/chipset.cb
index f4d5ccc782..42c711a276 100644
--- a/src/soc/amd/cezanne/chipset.cb
+++ b/src/soc/amd/cezanne/chipset.cb
@@ -4,5 +4,14 @@ chip soc/amd/cezanne
end
device domain 0 on
device pci 00.0 alias gnb on end
+ device pci 14.0 on end # SMBus, primary FCH function
+ device pci 18.0 on end # Data fabric [0-7]
+ device pci 18.1 on end
+ device pci 18.2 on end
+ device pci 18.3 on end
+ device pci 18.4 on end
+ device pci 18.5 on end
+ device pci 18.6 on end
+ device pci 18.7 on end
end
end