summaryrefslogtreecommitdiff
path: root/src/soc/amd/sabrina/chipset.cb
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-01-13 19:05:27 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-01-27 23:04:04 +0000
commitbc1febad5b6acef70f4fc98542261e95c4849354 (patch)
tree5152afc3a377bef7c84537053437b971c18a7b12 /src/soc/amd/sabrina/chipset.cb
parentba21a1f76c363f752b82c569b787bfde3337535e (diff)
soc/amd/sabrina/include/southbridge: add new I2C_PAD_CTRL bits
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Iac1b7308851c34bd1556c02af6b270e9346073e4 Reviewed-on: https://review.coreboot.org/c/coreboot/+/61098 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/sabrina/chipset.cb')
0 files changed, 0 insertions, 0 deletions