summaryrefslogtreecommitdiff
path: root/src/soc/amd/glinda/chip.c
diff options
context:
space:
mode:
authorTyler Wang <tyler.wang@quanta.corp-partner.google.com>2024-01-18 19:05:01 +0800
committerSubrata Banik <subratabanik@google.com>2024-01-30 14:41:33 +0000
commitcd309ba1015926901163b47b9e8c4ae3f3b11080 (patch)
treefea32aeece51934f8b7867b5fab48db311d2b4a5 /src/soc/amd/glinda/chip.c
parent06798cd53f832d5551748d892921df3132b8e659 (diff)
mb/google/rex/var/karis: Set SOC_TCHSCR_RST output low in bootblock
Check MTL EDS2, SOC_TCHSCR_RST(GPP_C01) default setting is NF1. Set SOC_TCHSCR_RST to output low in early_gpio_table. BUG=none TEST=Build and test on karis, touchscreen function works Change-Id: Ieebd3cf3c320bc895d036c372f792ec7b5d7ebf9 Signed-off-by: Tyler Wang <tyler.wang@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80000 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kapil Porwal <kapilporwal@google.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Eric Lai <ericllai@google.com>
Diffstat (limited to 'src/soc/amd/glinda/chip.c')
0 files changed, 0 insertions, 0 deletions