diff options
| author | Arthur Heymans <arthur@aheymans.xyz> | 2023-07-14 20:08:12 +0200 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2023-12-11 11:04:36 +0000 |
| commit | 663c57731185dcd25436f9ba8ebf4550d6ad4ae7 (patch) | |
| tree | db963c40a19274ef763c31a61012e0f87f091813 /src/soc/amd/genoa/include | |
| parent | 543c1ee31497f97337e6e955334fc08da673b6e8 (diff) | |
soc/amd/genoa: Add USB configuration
Drive board specific USB configuration from the coreboot devicetree into
the opensil input block.
Add USB OC pins to chipset.cb
In the process of scrubbing opensil for public release USB became non
functional.
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Change-Id: I506547a7abbb643d3e982e44a92f33b45cd739e9
Reviewed-on: https://review.coreboot.org/c/coreboot/+/76517
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Varshit Pandya <pandyavarshit@gmail.com>
Diffstat (limited to 'src/soc/amd/genoa/include')
| -rw-r--r-- | src/soc/amd/genoa/include/soc/soc_chip.h | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/src/soc/amd/genoa/include/soc/soc_chip.h b/src/soc/amd/genoa/include/soc/soc_chip.h new file mode 100644 index 0000000000..d5dae9add8 --- /dev/null +++ b/src/soc/amd/genoa/include/soc/soc_chip.h @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_GENOA_SOC_CHIP_H_ +#define _SOC_GENOA_SOC_CHIP_H_ + +#include "../../chip.h" + +#endif |