summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/xhci.c
diff options
context:
space:
mode:
authorTyler Wang <tyler.wang@quanta.corp-partner.google.com>2024-01-26 17:20:38 +0800
committerFelix Held <felix-coreboot@felixheld.de>2024-01-30 12:31:42 +0000
commit33387eb23dc63a7382b1cb0f86c2c4ae510df153 (patch)
tree7de3e796f7c32effe34c6672c82f189765532286 /src/soc/amd/cezanne/xhci.c
parent0ab39181dbf7ecc76e1ebe9c6be154891841ce11 (diff)
mb/google/rex/var/karis: Toggle NVMe PWR pin to reset SSD
Follow reference design rex0, toggles NVMe PWR pin as soon as in early stage to make NVMe ready sooner. BUG=none TEST=Build karis and try warm reboot from OS console. Check the DUT with WD SSD boots to OS again. Change-Id: I24a702f02278355c4f2137f0d05c8a9da7cb3c1c Signed-off-by: Tyler Wang <tyler.wang@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80213 Reviewed-by: Kapil Porwal <kapilporwal@google.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/amd/cezanne/xhci.c')
0 files changed, 0 insertions, 0 deletions