summaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-12-21 08:52:31 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-12-27 09:01:12 +0000
commit405812209d76d35a47656b31c958a38b8cd9a109 (patch)
tree038a3722be6a229878d561cd56958302f551d62b /src/northbridge
parent25c6d3a35ff673bc12315aec45178f8a9078578f (diff)
arch/x86: Remove <arch/cbfs.h>
There are no symmetrical headerfiles for other arch/ and after ROMCC_BOOTBLOCK and walkcbfs() removal this file ended up empty. Change-Id: Ice3047630ced1f1471775411b93be6383f53e8bb Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37886 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src/northbridge')
-rw-r--r--src/northbridge/intel/haswell/raminit.c1
-rw-r--r--src/northbridge/intel/nehalem/raminit.c1
-rw-r--r--src/northbridge/intel/sandybridge/raminit_mrc.c1
3 files changed, 0 insertions, 3 deletions
diff --git a/src/northbridge/intel/haswell/raminit.c b/src/northbridge/intel/haswell/raminit.c
index 2fdbe07c8d..8267833858 100644
--- a/src/northbridge/intel/haswell/raminit.c
+++ b/src/northbridge/intel/haswell/raminit.c
@@ -17,7 +17,6 @@
#include <console/usb.h>
#include <string.h>
#include <cbmem.h>
-#include <arch/cbfs.h>
#include <cbfs.h>
#include <cf9_reset.h>
#include <ip_checksum.h>
diff --git a/src/northbridge/intel/nehalem/raminit.c b/src/northbridge/intel/nehalem/raminit.c
index 8a2837e66e..215e9b82cb 100644
--- a/src/northbridge/intel/nehalem/raminit.c
+++ b/src/northbridge/intel/nehalem/raminit.c
@@ -23,7 +23,6 @@
#include <cpu/x86/msr.h>
#include <cbmem.h>
#include <cf9_reset.h>
-#include <arch/cbfs.h>
#include <ip_checksum.h>
#include <pc80/mc146818rtc.h>
#include <device/pci_def.h>
diff --git a/src/northbridge/intel/sandybridge/raminit_mrc.c b/src/northbridge/intel/sandybridge/raminit_mrc.c
index 29c766a59f..84100e7ef6 100644
--- a/src/northbridge/intel/sandybridge/raminit_mrc.c
+++ b/src/northbridge/intel/sandybridge/raminit_mrc.c
@@ -22,7 +22,6 @@
#include <device/pci_ops.h>
#include <arch/cpu.h>
#include <cbmem.h>
-#include <arch/cbfs.h>
#include <cbfs.h>
#include <ip_checksum.h>
#include <pc80/mc146818rtc.h>