summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-06-07 18:01:56 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-06-09 00:23:19 +0000
commitaf36b297359a839323f2a9d04625c32d2a3c1437 (patch)
tree0052f5635ebb94ba9dcb88a2b65b462c9e0c0d2f /src/northbridge/intel
parent3e241f54d27592807d47ac4d0891d037a26f7015 (diff)
include/device/pci_ops.h: Add bitwise AND ops
For the sake of completeness, we should provide these operations. Change-Id: Ia28af94ec86319c7380d8377f7e24e5cdf55dd9c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42145 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/northbridge/intel')
0 files changed, 0 insertions, 0 deletions