summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
diff options
context:
space:
mode:
authorAnil Kumar <anil.kumar.k@intel.corp-partner.google.com>2023-05-09 15:14:29 -0700
committerLean Sheng Tan <sheng.tan@9elements.com>2023-05-14 12:54:43 +0000
commit0e1f08d1fbb09eb0a14b23f231f1a62697af9ccd (patch)
tree6b236d6dea008066ffef29a98e99a298a8b902f1 /src/northbridge/intel
parent6f6353d570e5a47071e2c93ac884d3f437ce2b64 (diff)
mb/google/rex: Add variant specific SOC chip config update function
This patch adds support for variant specific chip config update similar to commit 061a93f93d2 ("mb/google/brya: Add variant specific soc chip config update"). Signed-off-by: Anil Kumar <anil.kumar.k@intel.com> Change-Id: I60a4042cba608fd527527af9340ec0215f3086ca Reviewed-on: https://review.coreboot.org/c/coreboot/+/75046 Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Jamie Ryu <jamie.m.ryu@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/northbridge/intel')
0 files changed, 0 insertions, 0 deletions