summaryrefslogtreecommitdiff
path: root/src/mainboard/system76/whl-u/bootblock.c
diff options
context:
space:
mode:
authorRob Barnes <robbarnes@google.com>2021-12-15 10:25:32 -0700
committerFelix Held <felix-coreboot@felixheld.de>2021-12-20 17:53:10 +0000
commit4b75b44bd8c315a81793651152aa71d7451dbcd0 (patch)
tree2e50c03ef414d6f3800528dee739c368a6288f47 /src/mainboard/system76/whl-u/bootblock.c
parent4454c9af3c3d44c4ea3c3dfa9eb58c59385e3778 (diff)
mb/google/guybrush: Enable PSP_S0I3_RESUME_VERSTAGE
Enable PSP_S0I3_RESUME_VERSTAGE for all guybrush based boards. This will cause verstage to run during s0i3 resume. The TPM will be reinitialized in verstage during s0i3 resume. This is necessary on guybrush boards because the TPM_RST_L pin is asserted by the SOC in S0i3. BUG=b:200578885 BRANCH=None TEST=TPM initialized after s0i3 Change-Id: I9d64fe92ffc67a421be6d5e013e636332ce86dd5 Signed-off-by: Rob Barnes <robbarnes@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60139 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/mainboard/system76/whl-u/bootblock.c')
0 files changed, 0 insertions, 0 deletions