summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-11-07 08:04:59 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-11-09 14:30:12 +0000
commit600fa266bdc8740126420e63579a5b9d103ca960 (patch)
treeb824384794084eae2d4ebd7ff774cbc4bfb41999 /src/mainboard/lenovo
parent58955be0aab666dc40f7c0f9e31966cc605e2c12 (diff)
nb/intel/haswell: Hook up PCI domain and CPU cluster ops to devicetree
Change-Id: I955274bc6bda587201f130762c0735c36f5501d1 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69289 Reviewed-by: Raul Rangel <rrangel@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/lenovo')
-rw-r--r--src/mainboard/lenovo/haswell/variants/t440p/devicetree.cb2
-rw-r--r--src/mainboard/lenovo/haswell/variants/w541/devicetree.cb2
2 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/lenovo/haswell/variants/t440p/devicetree.cb b/src/mainboard/lenovo/haswell/variants/t440p/devicetree.cb
index c8772cc863..85c484be55 100644
--- a/src/mainboard/lenovo/haswell/variants/t440p/devicetree.cb
+++ b/src/mainboard/lenovo/haswell/variants/t440p/devicetree.cb
@@ -14,12 +14,14 @@ chip northbridge/intel/haswell
}"
register "ec_present" = "true"
device cpu_cluster 0 on
+ ops haswell_cpu_bus_ops
chip cpu/intel/haswell
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
+ ops haswell_pci_domain_ops
subsystemid 0x17aa 0x220e inherit
device pci 00.0 on end # Host bridge
diff --git a/src/mainboard/lenovo/haswell/variants/w541/devicetree.cb b/src/mainboard/lenovo/haswell/variants/w541/devicetree.cb
index ae720e81bf..ef4668c7a4 100644
--- a/src/mainboard/lenovo/haswell/variants/w541/devicetree.cb
+++ b/src/mainboard/lenovo/haswell/variants/w541/devicetree.cb
@@ -14,12 +14,14 @@ chip northbridge/intel/haswell
}"
register "ec_present" = "true"
device cpu_cluster 0 on
+ ops haswell_cpu_bus_ops
chip cpu/intel/haswell
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
+ ops haswell_pci_domain_ops
subsystemid 0x17aa 0x2211 inherit
device pci 00.0 on end # Host bridge