diff options
| author | Patrick Georgi <pgeorgi@chromium.org> | 2015-12-12 00:23:15 +0100 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2016-01-21 19:40:57 +0100 |
| commit | 5d7ab39024705d872221aab126b42e743674d672 (patch) | |
| tree | 54591e9c78ecfaf380a750926e3632c4c4cd2452 /src/mainboard/intel/sklrvp | |
| parent | e02be0e14ab0d53fbe270556e1a7752558014b36 (diff) | |
chromeos: import Chrome OS fmaps
These are generated from depthcharge's board/*/fmap.dts using the
dts-to-fmd.sh script.
One special case is google/veyron's chromeos.fmd, which is used for a
larger set of boards - no problem since the converted fmd was the same
for all of them.
Set aside 128K for the bootblock on non-x86 systems (where the COREBOOT
region ends up at the beginning of flash). This becomes necessary
because we're working without a real cbfs master header (exists for
transition only), which carved out the space for the offset.
Change-Id: Ieeb33702d3e58e07e958523533f83da97237ecf1
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Reviewed-on: https://review.coreboot.org/12715
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/mainboard/intel/sklrvp')
| -rw-r--r-- | src/mainboard/intel/sklrvp/chromeos.fmd | 37 |
1 files changed, 37 insertions, 0 deletions
diff --git a/src/mainboard/intel/sklrvp/chromeos.fmd b/src/mainboard/intel/sklrvp/chromeos.fmd new file mode 100644 index 0000000000..f1b9342b53 --- /dev/null +++ b/src/mainboard/intel/sklrvp/chromeos.fmd @@ -0,0 +1,37 @@ +FLASH@0xff000000 0x1000000 { + SI_ALL@0x0 0xa00000 { + SI_DESC@0x0 0x1000 + SI_ME@0x1000 0x1ff000 + } + SI_BIOS@0xa00000 0x600000 { + RW_SECTION_A@0x0 0x100000 { + VBLOCK_A@0x0 0x10000 + FW_MAIN_A(CBFS)@0x10000 0xeffc0 + RW_FWID_A@0xfffc0 0x40 + } + RW_SECTION_B@0x100000 0x100000 { + VBLOCK_B@0x0 0x10000 + FW_MAIN_B(CBFS)@0x10000 0xeffc0 + RW_FWID_B@0xfffc0 0x40 + } + RW_MRC_CACHE@0x200000 0x10000 + RW_ELOG@0x210000 0x4000 + RW_SHARED@0x214000 0x4000 { + SHARED_DATA@0x0 0x2000 + VBLOCK_DEV@0x2000 0x2000 + } + RW_VPD@0x218000 0x2000 + RW_UNUSED@0x21a000 0x6000 + WP_RO@0x300000 0x300000 { + RO_VPD@0x0 0x4000 + RO_UNUSED@0x4000 0xc000 + RO_SECTION@0x10000 0x1f0000 { + FMAP@0x0 0x800 + RO_FRID@0x800 0x40 + RO_FRID_PAD@0x840 0x7c0 + GBB@0x1000 0xef000 + COREBOOT(CBFS)@0xf0000 0x200000 + } + } + } +} |