summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/shadowmountain
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-03-10 17:53:14 +0530
committerSubrata Banik <subratabanik@google.com>2022-03-15 10:17:25 +0000
commit2eb51aace5489b2f2d20e510f19a1e3b17bf1d60 (patch)
tree9bf2dcdc8ca37ca5aa4c49a24c0c5e764928d7f1 /src/mainboard/intel/shadowmountain
parent5730d018d1395cf68c2fe0e795831f6780c734de (diff)
{mb, soc}: Change `memcfg_init()` and `variant_memory_init()` prototype
This patch modifies `memcfg_init` and `variant_memory_init`functions argument from FSP_M_CONFIG to FSPM_UPD. This change in `memcfg_init()` argument will help to update the architectural FSP-M UPDs from common code blocks rather than going into SoC and/or mainboard implementation. BUG=b:200243989 BRANCH=firmware-brya-14505.B TEST=Able to build and boot redrix without any visible failure/errors. Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I3002dd5c2f3703de41f38512976296f63e54d0c5 Reviewed-on: https://review.coreboot.org/c/coreboot/+/62736 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Crawford <tcrawford@system76.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Zhuohao Lee <zhuohao@google.com>
Diffstat (limited to 'src/mainboard/intel/shadowmountain')
-rw-r--r--src/mainboard/intel/shadowmountain/romstage.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/mainboard/intel/shadowmountain/romstage.c b/src/mainboard/intel/shadowmountain/romstage.c
index 0951936bdc..eb08d18eed 100644
--- a/src/mainboard/intel/shadowmountain/romstage.c
+++ b/src/mainboard/intel/shadowmountain/romstage.c
@@ -9,7 +9,6 @@
void mainboard_memory_init_params(FSPM_UPD *memupd)
{
- FSP_M_CONFIG *m_cfg = &memupd->FspmConfig;
const struct mb_cfg *mem_config = variant_memory_params();
const bool half_populated = false;
bool dimms_changed = false;
@@ -19,5 +18,5 @@ void mainboard_memory_init_params(FSPM_UPD *memupd)
.cbfs_index = variant_memory_sku(),
};
- memcfg_init(m_cfg, mem_config, &lp5_spd_info, half_populated, &dimms_changed);
+ memcfg_init(memupd, mem_config, &lp5_spd_info, half_populated, &dimms_changed);
}