diff options
author | Patrick Rudolph <siro@das-labor.org> | 2016-06-09 18:13:34 +0200 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2016-06-12 12:48:44 +0200 |
commit | 266a1f794dc28053e97794cbeb3f1a588137698b (patch) | |
tree | 7cb11796fa351bd50d15af6be9508a15be223192 /src/mainboard/google | |
parent | e7f35cd2924de7c9b2e8a74a50d35928b9da76a4 (diff) |
nb/intel/raminit (native): Read PCI mmio size from devicetree
Instead of hardcoding the PCI mmio size read it from devicetree.
Set a default value of 2048 MiB and 1024MiB for laptops without
discrete graphics.
Tested on Sandybridge Lenovo T520.
Change-Id: I791ebd6897c5ba4e2e18bd307d320568b1378a13
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://review.coreboot.org/15140
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r-- | src/mainboard/google/stout/devicetree.cb | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/google/stout/devicetree.cb b/src/mainboard/google/stout/devicetree.cb index 6c693ad33c..76f285669a 100644 --- a/src/mainboard/google/stout/devicetree.cb +++ b/src/mainboard/google/stout/devicetree.cb @@ -42,6 +42,8 @@ chip northbridge/intel/sandybridge end end + register "pci_mmio_size" = "1024" + device domain 0 on subsystemid 0x1ae0 0xc000 inherit device pci 00.0 on end # host bridge |